Abstract-In this paper, physical modeling of a GaN HEMT with a field plate structure is proposed, with the objective of providing the connection between the physical design parameters of the device (geometry, Al mole fraction, type of the field plate, etc) and on-resistance together with parasitic capacitances of the device. In this way, it is possible to optimize the design of a switching device for a particular application, which in our case is a high frequency DC DC converter for Envelope Tracking and Envelope Elimination and Restoration techniques. In this work, extrinsic models for output characteristics together with input, output and reverse capacitance of a depletion mode GaN HEMT with a field plate structure were obtained. The obtained physical model was implemented in a Simplorer simulation model of a high frequency buck converter and verified by the prototype that employed modeled GaN HEMT, operating at 7, 15 and 20MHz of switching frequency. Comparing to the measured efficiency curves, simulation results showed good agreement, especially in the low power range at high switching frequency, which are the operating conditions in our application.
INTRODUCTION
Nowadays, new technological solution for switching devices based on Gallium Nitride is the most promising option for high frequency applications [1] . Comparing to standard Si MOSFETs, aforementioned GaN High Electron Mobility Transistors (HEMTs) provide several times better Figure Of Merit, because of their wider bandgap, higher critical electric field and saturation velocity [2, 3] . Additional application of the so-called field plate structure, provided even higher breakdown voltages and lower gate leakage currents [4] . On the other hand, one of the major drawbacks of these devices, known as dynamic on -resistance or current collapse phenomena, has been the topic of many research activities in the past couple of years and significant technological improvement has been obtained in this direction as well [5, 6] .
Speaking of high frequency power electronics applications such as Envelope Amplifier in Envelope Tracking and Envelope Elimination and Restoration techniques, the main challenge designers are facing is the efficiency increase of the signal transmission, simultaneously with the bandwidth [7] [8] [9] [10] [11] [12] . Envelope Amplifier that was considered in our previous work was a high frequency buck converter with GaN HEMTs used instead of Si MOSFETs [13] . In order to improve the design of existing GaN devices for this particular application, it is necessary to obtain the physical model that provides the relations between the design parameters such as geometry of the device, type of the field plate, number of paralleled fingers etc. with switching onresistance and parasitic capacitances. Physical model is a necessary connection between the device itself and its application. Using the electrical model, we are providing the relation between the physical design and the circuit (Fig. 1) . In this way, it is possible to close the "loop" presented in Fig.  1 , and obtain the optimum design of a switching device by minimization of the power losses in a particular application. This was the main motivation for the work presented in this paper. The starting point of the physical model certainly is the dependence of the 2DEG, formed in the quantum well at the AlGaN/GaN heterojunction, on the applied gate voltage (Fig.  2) . When a Schottky gate is in contact with AlGaN, two depletion layers are formed within AlGaN: the surface Schottky depletion layer and the AlGAN/GaN heterojuction depletion layer. For optimum performance, the layer thicknesses are designed in a way that these two depletion layers overlap which prevents any current conduction through AlGaN part. By applying Poissons equation to AlGaN and GaN layer, together with Gauss law for charge conservation at the heterojunction, we obtain the following equation [14] 
where n 2DEG is the 2DEG sheet density, E F is the Fermi energy (in eV), q is the electron charge, m is the Al mole fraction in Al m Ga (1-m) N, ε a (m) is the permittivity of Al m Ga (1- 
In the previous equation, ϕ S (m) is the height of the Schottky barrier at gate-AlGaN heterojunction (1.165V), ∆E C (m) is the conduction band discontinuity at the AlGaN/GaN interface (the height of the quantum well) equal to 0.343V while σ PZ (m)is the polarization-induced charge density of 0.0105C/m^2 and is calculated using [15] . For analyzed GaN HEMT, Eq. (2) gives a threshold of -2.0899V which is in good agreement with the measured value of -2V. In order to obtain the relation between the 2DEG and Fermi energy, it is necessary to use Fermi-Dirac statistics. If we assume triangular approximation of the quantum well (where 2DEG is being formed), with only the first two subbands E 0 and E 1 possibly occupied, the 2DEG can be presented as [14] 
In Eq. [14] . In order to obtain the Fermi level dependence on the applied gate voltage, model from [16] was used to approximate (3) for different relative positions of E f , E 0 and E 1 . Finally, using that model together with (1) and (2), the 2DEG sheet density dependence is obtained and presented in Fig. 3 . In this case, it is considered that applied drain-to-source voltage is equal to zero voltage. Using the approach from [16] , it has been established that for V g equal to 0.71V, Fermi level reaches the value of the quantum well height, ∆E C =0.343V, which means that 2DEG in the well is starting to saturate and we are losing the 2DEG control by the gate voltage. The parameters of analyzed GaN HEMT are given in the Table  1 . 
III. EXTRINSIC MODEL FOR THE DRAIN CURRENT DEPENDENCE ON GATE-SOURCE AND DRAIN-SOURCE VOLTAGES
Since the gate control of the 2DEG sheet density has been modeled and obtained, it is possible to obtain extrinsic model for output characteristics, I d (V ds , V gs ), of a HEMT. The drain current in the channel can be presented by the following equation [14] : where W g is the gate width and v DRIFT (x) is the electron velocity given by
In the previous equations, electric field E(x)=dV C (x)/dx is the lateral electric field at the point x in the channel, V C (x) is the potential in the channel, µ 0 is the low field mobility of 2DEG (equal to 1000 cm 2 /Vs), E C is the critical electric field and v SAT is the saturation velocity equal to 3.775*10 5 m/s. In order to obtain extrinsic model for the linear region of output characteristics we solve (4) under the boundary conditions: V c (x=L sg )=I d (R s_cm +R s_drift ) and V c (x= L sg +L g )=V ds -I d (R d_cm +R d_drift ). In the previous calculation, R s_cm and R d_cm are source and drain resistances due to the metallization and contacts, (around 25mΩ each), while R d_drift and R s_drift are drain and source drift resistances. The first approximation of source and drain drift resistance, was made by taking the voltage drop from the simulation of the channel potential distribution (Fig. 4) and dividing it by the measured drain current in that point. The values obtained in this way were equal to 63 and 31.5 mΩ for drain and source drift resistance, respectively. In (6a, b), n S0 corresponds to the value of the 2DEG sheet density in the areas between the source contact and the channel and the drain contact and the channel. This value can be obtained from n 2DEG (V g ) for gate voltage equal to zero. In the case of analyzed GaN HEMT, with parameters from Table 1 and previously obtained sheet dependence on the V g , modeled drain and source drift resistances are equal to 54.8 and 27.4 mΩ, respectively. The modeled values are different from previously obtained values from the simulation for around 13%, which corresponds to the error of 8 mΩ. The saturation part of output characteristics, has been modeled by taking into account the channel length modulation [17] . The obtained model for extrinsic I d (V gs , V ds ) together with measured curves, is presented in Fig. 5 . It can be seen that in the linear part (which is the area of interest for the switching application), there is a very good agreement between the model and experimentally obtained values. On the other hand, the highest error of the model, equal to 32% has been obtained for V gs =-1.5V (just above the threshold), deeply in the saturation area. This error and higher slope of the measured output characteristics (comparing to the modeled ones) are, most likely, caused by additional effect of the field plate structure on the channel length modulation, that was not considered in the model. 
IV. EXTRINSIC MODEL FOR PARASITIC CAPACITANCES
From the point of view of switching applications, values of parasitic capacitances and their nonlinear behavior is crucial in the process of device design optimization. In order to obtain the model that can be implemented in the simulation program such as PSpice or Simplorer, it necessary to obtain the dependence of input, output and reverse capacitance on drain-to-source voltage, when the transistor is turned off.
A. Millers capacitance modeling in the subthreshold regime
In order to find the origin of Millers capacitance (C gd ), we will observe the simulation of the 2DEG distribution in the channel, for V gs =-3V and V ds being changed from 10 to 60V (Fig. 6 ). It can be seen, that the main part of 2DEG leftover under the field plate is being depleted for V ds lower than 20V, caused by the electric field component perpendicular to the channel, E y . On the other hand, lateral component of the electric field will provide additional extension of this depletion area in the whole range of V ds . The simulation of the lateral component of the electric field, E x , is presented in Fig. 7 . 
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In order to physically model 2DEG depletion process under E y component, the following methodology was proposed. Figure 6 . Simulation of 2DEG depletion in the channel, with increase in V ds from 10V (black) up to 60V (green), with a 10V step Figure 7 . Simulation of lateral electric field in the channel Since V gs is constant and V ds is being changed, the metalinsulator-semiconductor structure has been analyzed and its 2DEG sheet density dependence on the V gd was obtained. The closed form solution for this dependence is:
In (7), ϕ b is the metal -insulator barrier height (equal to 2.2V), t OX and ε OX are the thickness and permittivity of the field plate. From (7), using V gd =V gs -V ds and C gd (V ds )=q L FP W g dn DEGFP /dV ds , we obtain the expression for the part of C gd caused by the E y , C gdy :
For V ds >16.5V, C gdy (V ds )=0. In the case of analyzed HEMT, this value is equal to 96.3pF. In order to model fringing of the depletion area in xdirection, conformal mapping technique has been used [18] . In that way, depletion area extension dependence on the applied V ds has been obtained. In the range of drain voltages lower than 16.5V, this capacitance is added to the C gdy to obtain total Millers capacitance, while for higher V ds , this fringing part represents the total C gd . The comparison between the obtained model and the measurements is presented in Fig.9 . It can be seen that the knee voltage has been modeled precisely and that the highest error of 22% is obtained in the fringing area, where the capacitance values have the order of pF. 
B. Input and output capacitance modeling in the subthreshold regime
Speaking of output capacitance, C oss =C gd +C ds , it was necessary to determine the capacitance between drain and source terminal of the device. This capacitance mainly depends on the geometry of the device and how the metal layers are placed. In the case of analyzed transistor, the main part of this capacitance is caused by the fringing 
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between drain and source electrodes through GaN layer. For the given geometry, C ds is equal to 40pF. Figure 10 . Drain-to-source capacitance caused by the fringing between drain and source electrodes
Gate to source capacitance also has the origin in the fringing between gate and source electrodes through AlGaN layer. Using the model from [19] , it has been established that the highest portions of this capacitance are contained in the fringing between the sidewall of source electrode and the bottom of the gate as well as in the extension of the source electrode through undepleted 2DEG in the source drift area and the bottom of the gate electrode (Fig 11) . In total, this part of C gs has the value of 246pF. In order to complete the capacitance modeling of a GaN HEMT with the field plate structure, it was necessary to analyze the multifinger configuration of the device and find all the additional sources of the capacitace. For this kind of observation, the Nomarski microscope was used to establish the surface distances between the fingers (Fig. 12 ) , while the SEM (Scanning Electron Microscope) was used for observation of the air-bridges that connect source and drain fingers and their thicknesses ( Fig. 13 and 14) . Using the data about the surface geometry as well as the cross section geometry, it was possible to calculate the additional parasitic capacitances in the device, caused by the multifinger structure. Figure 12 . The top view of the multifinger configuration of the device Figure 13 . Connection of the fingers through air-bridges (source and drain) and lower metalization level (gate) Figure 14 . Cross section and relevant thicknesses
All of these capacitances were very small (the order of fF), except the one which was caused by the fringing through AlGaN and GaN layers between the surfaces that connect all gate and source fingers and are placed quite close (Fig. 15) .
This capacitance is equal to 97 pF in the case of analyzed HEMT and presents quite a big portion of total C gs . The complete capacitance model versus measured curves is presented in Fig. 16 . It can be seen that the highest error of the presented model, of approximately 40%, was found for high values of drain-to-source voltage in the output capacitance of the device. In this area, C gd consist of the fringing part only, while C ds has the constant value of 40pF as it was previously established. This error is, however, quite small if we observe absolute units of the modeled and measured capacitance and won't have significant influence on the power losses in our high frequency buck converter (as it will be shown in the next section). 
C. Input capacitance dependence on the gate voltage
Input capacitance dependence on the gate voltage has been previously analyzed and modeled in [20] [21] [22] . This capacitance is dominantly influenced by the change in the 2DEG sheet density when HEMT is being turned on and has a big step around threshold. For the values lower than the threshold, this capacitance has previously obtained value in the subthreshold regime for V ds =0, C ISS,sub . The analyzed dependence can be presented by the following equation
The comparison between the measurements and the obtained model is presented in Fig. 17 . It can be seen that the knee voltage i.e. the threshold was modeled precisely, while there is an error of approximately 6% in the subthreshold area. From this information, we can obtain the gate charge dependence on the gate voltage. The target application for the modeled GaN HEMT is a high frequency DC/DC converter used as the dynamic power supply in ET and EER techniques (Fig. 18) . In order to verify the proposed physical model, the prototype of the HF buck converter was built, using the GaN device that was analyzed in this work. The diode that was used was low drop Schottky diode, STPS20LCT from ST microelectronics. The driving signal for depletion mode GaN HEMT was generated using Spartan 3 FPGA board, commercially available ISO721 isolation chip and EL7155 driver, with the adjustment of the gate-signal levels to -5V Efficiency measurements were done at 7, 15 and 20MHz of the switching frequency, changing the duty cycle in order to provide different output power levels (Fig. 20) . The load resistance was set to 6Ω.
As it was previously explained, the physical model is the first step in the device-application connecting process, followed by the electrical model. The hybrid behavioralanalytical power loss model for HF buck converter from [23] can accurately calculate power losses even at low load and high frequency conditions and can be applied here.
The proposed physical model was verified when the results of the Simplorer simulations that used the curves obtained in this work, were compared with the efficiency measurements of the buck converter (Fig. 20) . It can be seen that at each switching frequency, good agreement between the measured values and simulation was obtained, especially at 20MHz in the low power range, which is the area of interest in our application. In order to perform more accurate analysis, it is necessary to obtain total losses breakdown of the HF buck converter. Using the presented dependencies of the device capacitances and on-resistance on the design parameters, it will be possible to optimize the geometry of the device (in terms of width and length of electrodes and field plate), aluminum mole fraction in AlGaN layer and number of paralleled fingers [24] for our application. Simulated efficiency at 7MHz
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